The IC 24LC01/24LC02 uses the I2C addressing proto- col and 2-wire serial interface which includes a bidirec- tional serial data bus synchronized by a clock. Microchip 24LC02 EEPROM are available at Mouser Electronics. Mouser offers inventory, pricing, & datasheets for Microchip 24LC02 EEPROM. Description, Bit/Bit Serial EePROM Write Protect Memory Chips. Company, Pronics. Datasheet, Download 24LC02 datasheet. Quote. Find where to.
|Published (Last):||23 May 2007|
|PDF File Size:||13.64 Mb|
|ePub File Size:||18.84 Mb|
|Price:||Free* [*Free Regsitration Required]|
A page write is datasheeet the same as byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Input Capacitance See Note. The SDA pin is bidirectional for serial data transfer. Stresses exceeding the range specified under “Absolute Maxi.
Search field Part name Part description.
Since the device will not acknowledge during a write cycle, this can be used to determine when the cycle is complete this dataaheet can be used to maximize bus throughput. Internally organized with 8-bit words, the 1K requires a 7-bit data word address for random word addressing. Write operation with built-in timer. Serial clock data input. After this period the first clock pulse is generated.
24LC02 Datasheet(PDF) – Ceramate Technical
Output Capacitance See Note. ACK polling can be initiated immediately. These are stress ratings only. The device address word consist of a mandatory one, zero sequence for the first four most significant bits refer to the diagram show- ing the Device Address. Once the stop condition for a write command has been issued from the master, the device initiates the internally timed write cycle. The higher data word address bits are not incremented, re- taining the memory page row location refer to Page write timing.
Data Input Setup Time. Internally organized with 8-bit words, the 2K requires an 8-bit data word address for random word addressing. Upon receipt of this ad- dress, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. Time in which the bus must be free before a new transmission can start. Instead, after the EEPROM ac- knowledges the receipt of the first data word, the microcontroller can transmit up to seven more data words.
The device is datashheet for use in many industrial and com. A read operation is initi- ated if this bit is high and a write operation is initiated if this bit is low.
Output Valid from Clock. If the device is still busy with the. Functional operation of this device ddatasheet other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.
During data transfer, the data line must remain stable whenever the clock line is high. For relative timing, refer to timing diagrams.
These three bits must compare to their corresponding hard-wired input pins. Data transfer may be initiated only when the. The pin is open-drain driven and may be wired-OR with any number of other open-drain or open collector devices.
Data Input Hold Time. Partial page write allowed.
A write operation requires an 8-bit data word address following the device address word and acknowledgment.
Clock and data transition. Hardware controlled write protection. Commerical temperature range 0. This happens during the ninth clock cycle.
The microcontroller must terminate the page write sequence with a stop condition. If not, the chip will return to a standby state. After receiving the 8-bit data word, the EEPROM will output a zero and the address- ing device, such as a microcontroller, must terminate the write sequence with a stop con- dition.
Characteristics Functional Description Timing Diagrams.